Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

generation of sine wave in verilog

Status
Not open for further replies.
L

lakshmisnair933

Newbie level 3
Joined
Jan 5, 2014
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
16
I want to generate a sine wave as carrier signal for performing BPSK,BASK,BFSK MODULATION using verilog.
i've tried some codes using lookup tables.
But it is not working as planned.
so please help me with coding.
thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top