Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

generation of lef-tech map file

Status
Not open for further replies.

Mahendra Kumar Jatav

Newbie level 6
Joined
Aug 3, 2015
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
89
Hi,
Is there any Tool for generation of lef-tech map flie using extraction tech file (.tch file) and technology lef file.
 

1. Run TQRC - it will automatically generate mapping between LEF & tech - you can check the log to find where it gets created.
2. You can keep following CCL command option - which can be used in Signoff-QRC run :
extraction_setup \
-technology_auto_layer_map true \
..
Etc.

BTW, Free advise.. <filename>.tch is too old ( older than 8-10 years if not more )
- which technology node?
IMHO, You should recreate qrcTechFile from an ICT file fresh by a Techgen -simulation and so on...
 

Hi sat,
Thanks for your response,
But as you said that .tch is older file, so I should use .ict file. but in Encounter power system for rail analysis we should require power grid library. so generate the power grid library we require the .tch file and .layermap file. Is there any good cadence Tool which is similar to EPS and latest used power Rail analysis.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top