Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

General method for phase-locked loop filter analysis and design

Status
Not open for further replies.

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,199
Helped
2
Reputation
4
Reaction score
5
Trophy points
1,318
Activity points
11,636
For this General method for phase-locked loop filter analysis and design paper , I have few questions:

1) In section 3 Classification for PLLs , could anyone help to explain on this ? and how to derive this frequency roll-off expression ?

The difference between order and type gives a measure of the ability to filter out high-frequency phase noise contribution, in such a way that the high-frequency roll-off is given by the expression: -6.02  (order – type + 1) dB/octave.

2) Could anyone prove mathematically that "The order needs to be higher than type only when extra attenuation of phase noise is needed" ?

3) Besides, could anyone derive expression (7) ? and how does this inequality expression guarantee that the transient and filtering capabilities of the PLL is unchanged while increasing the hold range (which is proportional to K_pv, according to author ? ) ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top