Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] GDCAP cell in TSMC library

Status
Not open for further replies.

stevenv07

Member level 2
Joined
Aug 11, 2020
Messages
43
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
404
Hello everyone,

Could you explain me what is the GDCAP cell in TSMC libbrary?

As I know it is a gate array decap cell which is a kind of ECO cell.

Thank you so much
Steve.
 

dcap usually stands for decoupling cap cell, which should help with power distribution concerns
 
I know dcap cell, but gdcap means gate array decap. Why do we need to use gdcap?
 

You need to have some spare cells in design. In case of ECO after (or just before Tape-out) you will be able to use these spare to fix your logic/timing/... problems. It is clear. So, why not to use these spare cells as DCAP cells? if you don't use them, they will serve as dcap. If you need them, you can replace these GDCAP with GNAND/GXOR/GMUX/GSDF/... So, if no ECO - they will work as DCAP, if any ECO - they will work as spare cells.

If you replace GDCAP with GXOR (as example), the only layers modified are M1(maybe VIA1), OD/PO will not be modified.
 
I understand it. Thank you so much.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top