Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

gate to drain voltage....

Status
Not open for further replies.

sohail qureshi

Member level 3
Joined
Aug 12, 2011
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
pakistan
Activity points
1,665
hi dudes..........my question is WHAT is gate to drain voltage and HOW gate to drain voltage is reverse biased..................................??
 

Gate to Drain Voltage: Votage appearing between Gate and Drain Terminal of MOS. Pretty Obvious? Not sure what are you asking here.
To make it reverese bias: Never heard of this in case of MOS, it does matter for BJT (base-collector), but not sure about MOS.
 

Gate to Drain Voltage: Votage appearing between Gate and Drain Terminal of MOS. Pretty Obvious? Not sure what are you asking here.
To make it reverese bias: Never heard of this in case of MOS, it does matter for BJT (base-collector), but not sure about MOS.

i m asking for JFET...how it is reversed biased.......?? thanks
 

JFET Biasing Techniques

**broken link removed**

JFET Animation

**broken link removed**
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top