Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Gate level simulation - aby books about it?

Status
Not open for further replies.

fireman

Junior Member level 2
Joined
Sep 16, 2002
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
126
Gate level simulation

Every time when I do the gate level simulation, I get a lot of troubles such as the simulator is dead, the result is not waht I want, ..., I am wondering if my method has some problem.

Any good book about the flow chart to do Gate level simulation (including the EDA tools) for ASIC and FPGA?

Thaks a lot.
 

windflower

Member level 2
Joined
Jul 17, 2001
Messages
53
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
379
Re: Gate level simulation

fireman said:
Every time when I do the gate level simulation, I get a lot of troubles such as the simulator is dead, the result is not waht I want, ..., I am wondering if my method has some problem.

Any good book about the flow chart to do Gate level simulation (including the EDA tools) for ASIC and FPGA?

Thaks a lot.
I think the simulator user guide is good tutorial, you can find the reason
from ncverilog or vcs tutorial. If your design is so big that the simulator
is dead, you can think about use Static timing Analysis and Formal Verification instead Gate Level simulation. It will save you a lot of time. :)
anyway, you post in wrong Forum. This is about RF & Microwave :?
 

fireman

Junior Member level 2
Joined
Sep 16, 2002
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
126
Static timing Analysis is time consuming.
 

sunwiss

Junior Member level 3
Joined
Dec 5, 2002
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
207
BTW, is Digital or RF IC design your project? If the former, STA is disburdened sometimes, though its power. When gate level simulation, pls pay more attention to RESET or SET signals.
 

rabbiteda

Newbie level 5
Joined
Feb 23, 2003
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
60
gate level simulation

Could you tell what trouble you have?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top