Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Gate level modelling in Verilog

Status
Not open for further replies.
S

saikiran

Newbie level 3
Joined
Feb 7, 2006
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,307
hi friends,
if anyone of you have a Gate level modelling example of a dual zone temperature controller, please mail it to me, my mail ID is thecoolestone007@yahoo.com.
Thanx,
Sai.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top