Alaa El-Din Mohamed
Newbie level 4
Hi
I've started learning Verilog HDL for a while. Now, I'm studying gate level design. I wrote a module which ran normally in its test bench but when I further used it in another module something went wrong. The wrong thing is that I have a nand gate (in a module)whose inputs are {0 , 0} and its output is x. This ouptut is just driving only another nand gate. How come ?!
Thanks in advance.
I've started learning Verilog HDL for a while. Now, I'm studying gate level design. I wrote a module which ran normally in its test bench but when I further used it in another module something went wrong. The wrong thing is that I have a nand gate (in a module)whose inputs are {0 , 0} and its output is x. This ouptut is just driving only another nand gate. How come ?!
Thanks in advance.