When you take the gate negative and the drain positive,
that's a higher field sum than the usual VGS=0 logic case
most people look at for leakage. It increases acceleration
of carriers and impact ionization current in the body.
This is what makes drain leakage current rise again, after
bottoming, as you take Vgs more negative (NMOS).