Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Gain peaking issue om a CMOS opamp

Status
Not open for further replies.

amic

Member level 5
Joined
Aug 30, 2005
Messages
91
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,069
The cmos opamp I designed has gain peaking at 11 Hz. why is this gain peaking occuring ? what should i do to get rid of the same ?
 

paulux

Advanced Member level 4
Joined
May 16, 2005
Messages
112
Helped
11
Reputation
22
Reaction score
2
Trophy points
1,298
Activity points
2,339
gain peaking

Gain peaking usually comes from complex poles or some poles & zeros are close together. So check the poles & zeros of your system.
 

v_c

Advanced Member level 2
Joined
Oct 11, 2005
Messages
511
Helped
113
Reputation
226
Reaction score
37
Trophy points
1,308
Location
Chicago, IL, USA
Activity points
8,224
Re: gain peaking ??

Have you looked at the loop gain transfer function of your system? If you have a low phase margin, you will get high-Q resonant poles near the crossover frequency. You can also see the effect of this as overshoot and ringing in the time-domain waveforms. Create a step change in one of your input variables and see if the output is overshooting and ringing. You should examine the poles and zeros (as paulux said) of the loop gain transfer function and make sure you have at least 45° of phase margin. More phase margin is better. Good luck with your design.

Best regards,
v_c
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top