Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

gain and offset error in sar adc

Status
Not open for further replies.

Amr.Ibrahim91

Newbie level 1
Joined
Mar 20, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
Hello all

I wanna know what is the effect of the gain and offset error in sar adc , I mean single sar adc not interleaved. and also Have I to calibrate these errors in single sar adc?

Thanks in advance
 

Have I to calibrate these errors in single sar adc?

Comparator offset error, sure, otherwise you'll get a result error corresponding to the offset. The offset error should be < ½ LSB , at least during the LSB comparison.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top