Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Functional Coverage in Sytem Verilog

Status
Not open for further replies.

carrot

Full Member level 3
Joined
Feb 23, 2004
Messages
182
Helped
9
Reputation
18
Reaction score
4
Trophy points
1,298
Location
Bangalore, India
Activity points
1,532
Hi,

When am implementing bins for transitions(functional coverage) am getting the following Error :

*E,ECBECL:Range specification for a bin must start with ('{')

Anyone who have come across this error, please help me.

Thanks

Added after 4 minutes:

Added one more Error.

*E,ECBECL:Range specification for a bin must start with ('{')
*E,ECBECR:Range specification for a bin must end with ('}').

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top