Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Full chip design flow

Status
Not open for further replies.

rakesh1234

Member level 5
Joined
Dec 12, 2006
Messages
93
Helped
13
Reputation
26
Reaction score
7
Trophy points
1,288
Activity points
1,872
Hi everybody,
Can anybody explain the full flow of a full chip design .
i.e, starting from chip planning, block implementation and chip assembly.
if anyone has good document pls upload here.


thanks
 

WzWzWz

Member level 1
Joined
Aug 25, 2006
Messages
32
Helped
4
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
1,436
Each big EDA company will provide reference chip design flow, you can google it. But every IC company will optimise the flow with own EDA tools.
 

sarath51

Full Member level 2
Joined
Dec 11, 2002
Messages
134
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,298
Activity points
985
For a quick intrdoction Smith's ASIC book is good, U have find this in this forum
 

mingcol

Newbie level 5
Joined
Aug 18, 2006
Messages
10
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,331
actually, u can find a general flow in most IC tech books. particularly, each eda company provides a tools specified flow of their own.
 

atulaxc

Member level 1
Joined
Jan 25, 2010
Messages
39
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Activity points
1,467
Most of the EDA flows follow 5 step approach Synthesis, pin map/ IO ring insertion, constraints, place - route and static timing analysis. The details can be found at following link
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top