Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Frequency divider using finite state machine

Status
Not open for further replies.

tv123

Junior Member level 3
Joined
Mar 16, 2015
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
162
Can anybody give me the verilog code for fsm based frequency divider?
i need to use it for dpll
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,058
Helped
2,075
Reputation
4,167
Reaction score
2,028
Trophy points
1,393
Activity points
39,056
Why would anyone do that, when clock enables are far safer?
 

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,805
Helped
1,809
Reputation
3,628
Reaction score
1,768
Trophy points
1,393
Location
USA
Activity points
58,918
Can anybody give me the verilog code for fsm based frequency divider?
i need to use it for dpll

Am I missing something? Isn't this just a counter?

- - - Updated - - -

Why would anyone do that, when clock enables are far safer?

They are designing an adpll, take a look at their other posts. Though I don't think it's a great idea to try and make a adpll in an FPGA (FPGAs are just too darn slow)
 

tv123

Junior Member level 3
Joined
Mar 16, 2015
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
162
Am I missing something? Isn't this just a counter?

- - - Updated - - -



They are designing an adpll, take a look at their other posts. Though I don't think it's a great idea to try and make a adpll in an FPGA (FPGAs are just too darn slow)

For simulation purpose is it okay?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top