Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Frequency divider using finite state machine

Status
Not open for further replies.
T

tv123

Junior Member level 3
Joined
Mar 16, 2015
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
162
Can anybody give me the verilog code for fsm based frequency divider?
i need to use it for dpll
 

Why would anyone do that, when clock enables are far safer?
 

tv123 said:
Can anybody give me the verilog code for fsm based frequency divider?
i need to use it for dpll
Click to expand...

Am I missing something? Isn't this just a counter?

- - - Updated - - -

TrickyDicky said:
Why would anyone do that, when clock enables are far safer?
Click to expand...

They are designing an adpll, take a look at their other posts. Though I don't think it's a great idea to try and make a adpll in an FPGA (FPGAs are just too darn slow)
 

ads-ee said:
Am I missing something? Isn't this just a counter?

- - - Updated - - -



They are designing an adpll, take a look at their other posts. Though I don't think it's a great idea to try and make a adpll in an FPGA (FPGAs are just too darn slow)
Click to expand...

For simulation purpose is it okay?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top