Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

frequency divider design

Status
Not open for further replies.
R

rfsurfer

Junior Member level 3
Junior Member level 3
Joined
Mar 3, 2006
Messages
31
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,514
I am working on a 10G a dual modulus (128/129)frequency divider design for FS. It will be using SiGe bipolar topology. The spec is not finalized yet for phase noise and input senstivity of this circuit. I don't have much idea how they should be decided. Can any people give me some clue here? Thx!
 

if anyone has experience with pll and fs design, please shed some light on this... thx
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top