Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Fref of delta-sigma modulator in PLL

Status
Not open for further replies.

bob_lv

Member level 1
Joined
Dec 19, 2005
Messages
37
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,660
A 3-order MASH modulator in fractional-N pll, each stage uses a 20-bit accumulator. How fast can it work? And generally what frequency does it work at?
Thanks!
 

it works at the PLL reference frequency, which is about few of MHz
 

Thanks! I know the PLL Fref is the frequency it works.(The real working frequecny should be the divided vco frequency,right?) I want to know if my Fref is about 20MHz, does it need special adder? Or normal adder can reach it? And how about 4th-order MASH?
 

how can i realize a 20 bit accumulator via matlab function to be used in simulink to simulate the mash 111
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top