Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

fpga PROBLEM...RAM interfacing...

Status
Not open for further replies.

vahidkh6222

Full Member level 2
Joined
Oct 11, 2005
Messages
137
Helped
6
Reputation
12
Reaction score
0
Trophy points
1,296
Activity points
2,419
km681000b

hi all,
in my DSO project, i must implement an interface between the KM681000B RAM and my FPGA(untill now i choose spartan II 2s100).
but i am not sure if i can do direct connection between FPGA output pins(for exapmle spartan II 2s100) and the inputs(addres bus) of RAM or not.
does spartanII supports the 5v voltage levels on its output pins?!or what?
tnx
 

it probebly wont work, since the SRAM is 5v cmos device with voh min of 2.4v.
so you are takibg a risk.
the best thing is to put a buffer between them - there is buffer with voltage translator.
 

but my board is a pci card, with 2 opamp ICs and a ADC and a RAM, i dont have enough space to place lastches for 20 address lines of my 128k RAM... dont you know any other fpga familiy the supports 5v outputs?
 

None ofthe Altera ones do for sure, you may have luck with older unsupportd devices.
 


Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top