Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FPGA for video processing ask for hlep

Status
Not open for further replies.

xang

Newbie level 6
Joined
May 22, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,355
now I am processing video with FPGA(Video enhancement)

i get the video data from a standard video decoder in the form of y,cb,cr.
but there are horizontal and vertical blanking cycles, but the processing element (PE)is working all the time,
so how to make the blanking data unvalid for the PE?

i want to get some useful reference,such as websites,book. if anyone has anything hlepful,plz tell me ,thanks!
 

you need to elaborate more about the application.

basically you need to generate video_active signal from the ycbcr input, and enable your processing machine, if it works in the same rate of the video input.
 

altera provides an reference design to do video processing by using altera video/image processin suite. Deinterlacer, croma resampler, color space... it is very powerful
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top