Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FPGA Design using MATLAB simulink

Status
Not open for further replies.

membership

Junior Member level 1
Joined
May 30, 2012
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,398
hi all, I want to implement Sgma-Delta ADC on FPGA altera board using verilog code; I want to design my circuit using MATLAB simulink and then use MATLAB HDL coder to get verilog code ; but i dont know how to design my circuit in MATLAB and HOW to start with MATLAB; any body have useful document to satrt designing sigma delta ADC in MATLAB?
thanks in advance
 

membership

Junior Member level 1
Joined
May 30, 2012
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,398
tnx ninju i installed sigma delta toolbox (delsig) and insert in to my Matlab software toolboxes, but i can not see this tool box among them !! and dont know how to open it?
any guidance very appreciated....
 

ninju

Full Member level 3
Joined
May 14, 2011
Messages
189
Helped
49
Reputation
98
Reaction score
48
Trophy points
1,308
Activity points
2,398
I need more details on what you did, also which version of MATLAB you're using.

One more word of caution, last time, when i used the HDL coder, it gave an un-synthesizable VHDL code. I don't know how it'll be for verilog.
 

membership

Junior Member level 1
Joined
May 30, 2012
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,398
I need more details on what you did, also which version of MATLAB you're using.

One more word of caution, last time, when i used the HDL coder, it gave an un-synthesizable VHDL code. I don't know how it'll be for verilog.
my MATLAB Software is R2011b(7.1). I download DSToolbox.rar then unzip it and copy the folder of delsig to the directory of MATLAB toolbox then from file>set path>Add folder/Add subfolder>"choose delsig">ok>close

unsynthesizable code?!!! oh... so do you have any experience of using ALtera DAP Builder in MATLAB?

- - - Updated - - -

my MATLAB Software is R2011b(7.1). I download DSToolbox.rar then unzip it and copy the folder of delsig to the directory of MATLAB toolbox then from file>set path>Add folder/Add subfolder>"choose delsig">ok>close

unsynthesizable code?!!! oh... so do you have any experience of using ALtera DAP Builder in MATLAB?
sorry Altera DSP Builder Blockset i mean..
 

ninju

Full Member level 3
Joined
May 14, 2011
Messages
189
Helped
49
Reputation
98
Reaction score
48
Trophy points
1,308
Activity points
2,398
I haven't used the Altera one as such. It was a filter generated using matlab's vhdl coder that caused a problem and was un-synthesisable. You'd better ask someone else about this. I have a much much older version of matlab. I doubt its supported anymore.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top