Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

formality verification

Status
Not open for further replies.

scholin

Newbie level 3
Joined
Apr 26, 2010
Messages
4
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,312
hi guys:
i perform the verification for rtl vs. netlist.
i encounter a problem in the match stage of formality.
there are some of unmatched points in the reference object, but these unmatched points do not appear in the implementation object.
the type of unmatched points is DFF.
pls tell me what is this problem and how to fix it?

thanks!!
 

sree205

Advanced Member level 1
Joined
Mar 13, 2006
Messages
454
Helped
58
Reputation
116
Reaction score
24
Trophy points
1,298
Activity points
4,417
this is what i infer from ur question, the DFFs in the RTL(reference object) are not present in the netlist(implementation object). Is this what you mean? Its possible that the DFFs in the RTL can be optimized by the synthesis tool. I'm not a synthesis guy. But what i can suggest is, to get around it, in ur synthesis script, use set_dont_touch or such similar command to ensure the DFFs don't get removed during optimization
 

scholin

Newbie level 3
Joined
Apr 26, 2010
Messages
4
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,312
sree205 said:
this is what i infer from ur question, the DFFs in the RTL(reference object) are not present in the netlist(implementation object). Is this what you mean? Its possible that the DFFs in the RTL can be optimized by the synthesis tool. I'm not a synthesis guy. But what i can suggest is, to get around it, in ur synthesis script, use set_dont_touch or such similar command to ensure the DFFs don't get removed during optimization



Thank you for ur suggestion.
there is one thing make me confuse. that is first time i verify the rtl vs netlist. the netlist is produced by compile option in synthesis tool, the formal is ok. But when i take the netlist file that is produced by compile_ultra option in sythesis to do formality again, it is not ok. it will happen that situation. is it caused by compile_ultra option????.

Thanks a lot!!
 

sree205

Advanced Member level 1
Joined
Mar 13, 2006
Messages
454
Helped
58
Reputation
116
Reaction score
24
Trophy points
1,298
Activity points
4,417
i think compile_ultra is an option which uses a different algorithm than compile, i've heard that its a better one and does better optimization than the earlier compile option.

Yes, its possible that with compile ultra, ur RTL might be optimized a lot more and hence causes the problem. As a measure of comparison, look at the timing/area reports generated by doing these two and it'll be easier to see the difference.

But, even with compile_ultra, its possible to use "set_dont_touch" and still get the formality to pass.
 

    scholin

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top