Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Formality logic equivalence checks on overriding parameters.

hashbrown

Newbie
Newbie level 3
Joined
Feb 5, 2025
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
49
I am running lec on cell macros vs rtl. I have an automated approach where I plan to run lec on multiple design files. Some of my files have been instantiated with an over-ridden parameter. For example: I have a module A.sv with a parameter definition DATA=1 and this A.sv is instanced in B.sv where I have a parameter defined DATA=2. in my instantiation, parameter is overridden as: DATA(DATA) or DATA(3).

Is there any mechanism that formality supports to cater the over-riding parameters.

Any help is appreciated.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top