Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Formality for scan inserted netlist

Status
Not open for further replies.

nawaz.mjcet

Newbie level 6
Joined
Mar 8, 2012
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,375
hi all,
while doing formality on scan inserted netlist against RTL ,apart from applying 0 on test_se port what are other constraints should i need to apply,in order to pass the verification.please reply ASAP.

Thanks in Advance.

Regards,
-Nawaz.
 

ignore the scan out pins like sdo,
tie the scan input pins,

i think that's enough for the module level formal check.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top