Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

formality and SVF rejected problem

Status
Not open for further replies.

toobad365

Newbie level 3
Joined
May 5, 2009
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,316
formality failing points

Hi All,
1. RTL vs Netlist comparation with Formality. I read SVF file successfully, but some svf operations rejected. Is verification OK for formality ?

2. There are some failing point when i do verification with formality. I analyze one of the failing point, and formality reports the failing point exists because of the rejected svf operation and recommend to do reg_merging. When I open scahematics logic cone, DFF is very strange ( D showed with simulation value 1, and Q showed with simulation value 0) .
Is something wrong with formality modeling the DFF and this datapath?
confused....
 

raju3295

Full Member level 4
Joined
Jan 4, 2007
Messages
206
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
2,376
failling point formality

there could be problem with svf creation, try to do one more time compile, and turn off the svf before quiting the dc shell and do the lec check with new svf,
generally formality should't reject the svf.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top