Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
During the capture phase, you could cover or not the non scan I/O pad with this force PI (before clock pulse of capture), and capture PO after the clock capture pulse.
This will cover the combinational logic between the non scan pad (PI) and the first flops, and the logic between the flop and the Output pad (PO)