Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Floorplanning and Layout of Register Files.

Status
Not open for further replies.

3wais

Member level 4
Member level 4
Joined
Sep 12, 2011
Messages
70
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Alexandria,Egypt
Visit site
Activity points
1,787
I'm using Design Compiler in Topographical Mode and making manual floorplanning for my designs as this is better than using WLMs. The design contains a Register File which I simply floorplanned using these simple commands:
Code:
set_aspect_ratio .5
set_utilization .85
set_port_side [all_inputs] -side T
set_port_side [all_outputs] -side T
These commands generate a floorplan like this:
Screenshot from 2013-11-30 07:08:36.png

I know this floorplan is just for getting better WLMs and is not used in actual layout in ICC. but is there any possible way that I can get the floorplan to something like this ?? Both in DC's Topographical Mode and later in ICC.

I don't know if it needs a memory compiler but I don't have access to one anyway, I'm asking about a (native) way in DC and ICC.
 

During placement, you could used the data path placement to have structure placement.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top