Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Floor Planning Issues

Status
Not open for further replies.

ashokjain

Newbie level 6
Joined
Feb 28, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
Can someone let me know, what are the typical issues faced during floor planning decision of a mixed signal chip.

Please point to me a link / file tutorial.

I would appreciate if it does not include any tool details, as i am a front end designer.
 

layoutmaster

Full Member level 3
Joined
Mar 18, 2008
Messages
181
Helped
41
Reputation
82
Reaction score
9
Trophy points
1,298
Activity points
2,341
Main concepts:

- Identify noisy and noise sensitive blocks in order to place them as far as possible. ALso, the idea is to join all noisy blocks together.
- BOnd pads placement.
- PWR and GND main lines preliminary path plannification.
- Clock or noisy lines path identification (if possible the idea is to make them as short as possible by placing their generating blocks according this)
- Carefull identification and placement selection of teh component with higher power dissipation, in order to know how thermal gradients will be in your chip.

ANd many many other things, but with this first ones you'll have a more than good starting point for your design...

Hope this helps.
 

    ashokjain

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top