Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Floating Nodes in LTSPICE

Status
Not open for further replies.

Yukta2007

Junior Member level 3
Joined
Sep 13, 2020
Messages
30
Helped
1
Reputation
2
Reaction score
0
Trophy points
6
Activity points
156
WhatsApp Image 2020-09-15 at 6.23.57 PM.jpeg
Please help me in correcting these mistakes.
 

The question can be surely answered if you show a circuit diagram.
 

Not yet obvious, P1 to P4 seem correctly connected. Can you show the net list?
 

Not the same circuit that produced the error messages in post #1. Now P3 and P4 have unconnected substrate pin. Check the schematic design.
 

Not the same circuit that produced the error messages in post #1. Now P3 and P4 have unconnected substrate pin. Check the schematic design.
Sorry. I had uploaded the wrong file earlier.
 

Attachments

  • final.png
    final.png
    165.7 KB · Views: 223

Right, P1 and P2 have unconnected substrate node, not P3 and P4 as l wrote erroneously.
 

So how can that be corrected?
 

Delete P1 and P2, reinsert PMOS4 symbols and connect source and substrate correctly.
 

Is it not connected properly now? What all changes has to be made?
 

Seriously I don't understand how you managed to get unconnected substrate (bulk) of P1 and P2. By using the PMOS instead of the PMOS4 symbol, substrate is normally connected to source node. As you see in the net list, it's not the case in your circuit. Thus I suggested to place the repective symbols a new.
 

Since we are using 65nm technology, we have downloaded the model card from http://ptm.asu.edu/modelcard/2006/65nm_bulk.pm, We have chosen pmos4 and nmos4 from components list only but changed the names to PMOS and NMOS so that the model card can be included here.
 

O.k., as you pointed out, the problem is brought up by using the 3-pin symbol with this model for P1 and P2. Why don't you simply replace it with PMOS4?
 

Now we are getting this error. Actually we're trying to generate efficiency report for transistor level XOR gate because we're in need of power dissipated by the whole circuit.
 

Attachments

  • IMG-20200917-WA0028.jpg
    IMG-20200917-WA0028.jpg
    54.9 KB · Views: 135


Can we use .step and .meas to calculate the avg power dissipated? If yes, can you please tell for how many cycles should we calculate?
 

Why .step? 1 cycle should be sufficient for measurement. The interval start and end should not coincide with a signal edge. You can do the measurement in waveform viewer if you set the plot limits to an integer multiple of cycles. But .measure statement will do well.
 

Why .step? 1 cycle should be sufficient for measurement. The interval start and end should not coincide with a signal edge. You can do the measurement in waveform viewer if you set the plot limits to an integer multiple of cycles. But .measure statement will do well.
can you tell me If in the given circuit .meas V(out)* I(load ) will give proper power value? Or do you have any other suggestions for the formula that can be used?
[load is the name of the current source.]
 

Attachments

  • WhatsApp Image 2020-09-18 at 7.23.23 PM.jpeg
    WhatsApp Image 2020-09-18 at 7.23.23 PM.jpeg
    109.6 KB · Views: 139

V(out)*I(load) is the power consumed or supplied by the load. But I don't understand the purpose of this setup.

Looking closer to the schematic design, I see that you have drawn several non-connecting wires that end with open end. The same problem was already causing the single pin node warnings reported in previous posts.

In the detail copied from post #3, the red arrow marks an unconnected wire end. It ends at an internal graphic line of the symbol instead of the pin. If you look sharp, you can distinguish the darker blue of internal symbol graphic lines and lighter blue of connecting wires.

1600438851161.png


Even if these wires at N3, N4, P3, P4 have no intended function, I would delete it to avoid confusion.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top