Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence OrCad user group

Cadence OrCad user group

Share this group

Quick Overview

Category
Uncategorized
Language
Total members
247
Total events
0
Total discussions
24
Total views
35K
Total albums
0

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

flip flop setup time

Status
Not open for further replies.

hedwig

Newbie level 1
Newbie level 1
Joined
Nov 27, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Hi,

I am trying to design a Flip-Flop. I am using Cadence Virtuoso. I am trying to get the setup time of the circuit by checking the point where the c-q delay increases by 20%. Can you help me with varying the position of rising edge of data with respect to the clock. I also think that I might have to use PERL script to do it?? Or is there any other better way to do this?

Thanks.
 

Status
Not open for further replies.
Top