Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Flicker noise simulation again

Status
Not open for further replies.

jordantang

Newbie level 3
Joined
Oct 5, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,304
Flicker noise simulation analysis again

Hi, dear all, the flicker noise analysis again.

Last time, I asked about flicker noise simulation and thanks for palmeiras's help.

However, when I running simulation, I found sth. quite controdictory to what we learned before. According to many text book, like razavi, paul gray, it is said that as the gate area increase, the flicker noise is decreasing. But my simulation shows the opposite, larger gate area, larger flicker noise. And as the channel length scaling down, the flicker noise is still acting as 1/f property unlike some of paper claimed that as length scaling down, fewer traps leads to flicker noise not acting 1/f property.

Can anyone explain these to me please? Thank you very much.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top