Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Flash ADC design cadence

Status
Not open for further replies.

kenambo

Full Member level 6
Joined
Feb 26, 2012
Messages
393
Helped
52
Reputation
104
Reaction score
48
Trophy points
1,308
Location
India
Activity points
3,859
Hi..

is it possible to design a flash ADC without CLOCK..

then how can we measure the conversion time and conversion rate for the ADC..

in clock based Flash ADCs.. how to measure the conversion time and conversion rate..

thanks..
 

Hi..

is it possible to design a flash ADC without CLOCK..
If You are not using S/H circuit and only combinational logic it's possible. Then You have pure asynchronus converter, but I havn't idea what about applying any signal processing methods to them...

then how can we measure the conversion time and conversion rate for the ADC..

Due to asynchronus work of adc the conversion time should be an overal delay of comparators and logic and be differ from adc state to state.
In addition lack of clock for S/H and logic could be a serious problem

in clock based Flash ADCs.. how to measure the conversion time and conversion rate..

thanks..
Check the last chapter of Rudy van der Plasche "CMOS Integrated DAC and ADC, 2nd ed." for this.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top