Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

fixing Timing violation

Status
Not open for further replies.

mj08

Newbie level 2
Newbie level 2
Joined
Jul 2, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
13
Hi,
i am very new to PD and i am working on this block which seems to have a very tight setup/hold margin. i see that the setup violating path has a lot of hold fix cells put in and if i try to reduce the dly or remove the delay cells, it breaks the hold . if i even try vt swapping or upsizing, the hold breaks. there is no noise in the path. i am not sure how i can fix these violations ? could some one please suggest something
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top