Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Fixing recovery and removal violations in postCTS stage

Status
Not open for further replies.
K

kannanunni

Member level 1
Joined
Nov 27, 2014
Messages
39
Helped
2
Reputation
4
Reaction score
2
Trophy points
8
Location
Trivandrum, Kerala
Activity points
318
At what point we are able to fully fix both these recovery and removal violations?

Can do it at postCTS itself or postRoute and please provide some guidelines for that..

which is the effective way to resolve this violations either adding buffers in asyncpath or resizing clockcells(in the case of removal check)..

please reply..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top