Khashia
Member level 1
- Joined
- Dec 31, 2011
- Messages
- 41
- Helped
- 2
- Reputation
- 4
- Reaction score
- 2
- Trophy points
- 1,288
- Activity points
- 1,612
I am using ADF4107 IC for PLL Frequency Synthesizer in 4-5 GHz range. PFD Frequency is 100kHz and Reference Crystal is 10 MHz.
The PLL is locking. and the R-divider and N--divider values are appearing as expected but there is a fixed frequency offset appearing in the output , what could be the possible reason ,it is generating all frequencies till 5 GHz range but all with the same frequency offset for example instead of 5 GHz exactly it would generate 4.99999877 (something) GHz. What might be the possible cause?
The PLL is locking. and the R-divider and N--divider values are appearing as expected but there is a fixed frequency offset appearing in the output , what could be the possible reason ,it is generating all frequencies till 5 GHz range but all with the same frequency offset for example instead of 5 GHz exactly it would generate 4.99999877 (something) GHz. What might be the possible cause?