Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

fixed burst in AXI

abdelaali

Newbie
Joined
Jul 21, 2020
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
17
Hey all,
I'd like to know if data changes for a fixed burst in AXI in contrary of address ?
Any help will be much appreciated
 

abdelaali

Newbie
Joined
Jul 21, 2020
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
17
Yes same address for entire burst. But can data change from one beat to another
exmaple
Fixed burst
Burst lengh 2
Data bus width 32
beat 1 : ABCD
beat 2 : 120F
 

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,848
Helped
1,815
Reputation
3,640
Reaction score
1,778
Trophy points
1,393
Location
USA
Activity points
59,287
The address sent is the starting address, the address is auto-incremented by the slave and the data transfer beats have whatever data the master wants to send.

This is all explained in the Amba AXI spec. You might want to go download it from the ARM website.
 

dpaul

Advanced Member level 5
Joined
Jan 16, 2008
Messages
1,535
Helped
307
Reputation
614
Reaction score
308
Trophy points
1,373
Location
Germany
Activity points
11,425
@abdelaali ,
Yes data can change, and I did not find any exception to this inside the AMBA AXI spec.
Excerpt:
Burst type
The AXI protocol defines three burst types:

FIXED - In a fixed burst:
• The address is the same for every transfer in the burst.
• The byte lanes that are valid are constant for all beats in the burst. However, within those byte
lanes, the actual bytes that have WSTRB asserted can differ for each beat in the burst.

This burst type is used for repeated accesses to the same location such as when loading or emptying FIFO.

You you mind explaing in details as to what type of interface you are targeting which the AXI encapsulates ?
 
Last edited:

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top