Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Final year project FPGA BASED SYSTEM

Status
Not open for further replies.

usmanzafar87

Newbie level 4
Joined
Sep 14, 2010
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,409
PLZ SELECT FOR ME FOR FINAL YEAR PROJECT
ME DOING ELECTRONIC ENGINEERING

Here is the list of FPGA based VLSI projects ideas for experimenting with VHDL and Verilog HDL, for final year projects of electronics engineering.
• VLSI Design Of Two Wire Serial EEPROM for Embedded Microcontrollers Specification
• VLSI Design of Diminished-One Modulo 2n + 1 Adder using Circular Carry Selection
• VLSI Design of DES (Data Encryption Standard) Algorithm
• VLSI Design and Implementation of Water Pump Controller using VHDL/Verilog HDL
• VLSI Design and Implementation of Stepper Motor Controller
• VLSI Design and Implementation of Solar Panel Control
• VLSI Design and Implementation of Security System
• VLSI Design and Implementation of Robot Controller
• VLSI Design and Implementation of I2C Controller Core
• VLSI Design and Implementation of Home Appliances Control Designing
• VLSI Design and Implementation of Fuzzy Controller Design
• VLSI Design and Implementation of FIR and LIR Designing
• VLSI Design and Implementation of Encryption and Decryption using VHDL/Verilog HDL
• VLSI Design and Implementation of MP3 Encoder & Decoder using VHDL/Verilog HDL
• VLSI Design and Implementation of Electronic Voting Machine
• VLSI Design and Implementation of Electronic Automation using VHDL/Verilog HDL
• VLSI Design and Implementation of DMA using VHDL/Verilog HDL
• VLSI Design and Implementation of Data Routing Multiplexer using VHDL/Verilog HDL
• VLSI Design and Implementation of Code Convertors using VHDL/Verilog HDL
• VLSI Design and Implementation of Cell phone Controller using VHDL/Verilog HDL
• VLSI Design and Implementation of Bus Arbiter using VHDL/Verilog HDL
• VLSI Design and Implementation of Basic RSA Encryption Engine
• VLSI Design and Implementation of Basic DES Crypto Core
• VLSI Design and Implementation of Associate Memory using VHDL/Verilog HDL
• VLSI Design and Implementation of Arithmetic Logic Unit using VHDL/Verilog HDL
• VLSI Based Temperature Controller Implementation
• VLSI Based Motor Speed Controller
• VLSI Architecture and FPGA Prototyping of a Digital Camera for Image Security andAuthentication
• VHDL/Verilog HDL Implementation of Cordic Algorithm for Wireless LAN
• Variation-Aware Low-Power Synthesis Methodology for Fixed-Point FIR Filters
• The CSI Multimedia Architecture
• The Arise Approach for Extending Embedded Processors with Arbitrary Hardware Accelerators
• Tag Overflow Buffering: Reducing Total Memory Energy by Reduced-Tag Matching
• System Architecture and Implementation of MIMO Sphere
• Superscalar Power Efficient Fast Fourier Transform FFT Architecture
• Spread Spectrum Image Watermarking with Digital Design
• Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits
• Power optimization of linear feedback shift Register (LFSR) for low power BIST
• Optimized Software Implementation of a Full-Rate IEEE 802.11a
• Novel Area-Efficient FPGA Architectures for FIR Filtering with Symmetric Signal Extension
• Matrix Multiplication Synthesis
• Low-Power Scan Testing for Test Data Compression Using A Routing-Driven Scan Architecture
• Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units
• Low Power Hardware Architecture for VBSME using Pixel Truncation
• Low Power Design of Precomputation-Based Content-Addressable Memory
• Left to Right Serial Multiplier for Large Numbers on FPGA
• L-Cbf: A Low-Power, Fast Counting Bloom Filter Architecture using VHDL/Verilog HDL
• Improving Error Tolerance for Multithreaded Register Files
• Improvement of the Orthogonal Code Convolution Capabilities using FPGA Implementation
• Implementation of Scramblers and Descramblers in Fiber Optic Communication Systems – SONET and OTN
• Implementation of Matched Filters Frequency Spectrum in Code Division Multiple Access(CDMA) System and its Implementation
• Implementation of IEEE 802.11 a WLAN baseband Processor
• Implementation of Hash Algorithm Used for Cryptography And Security
• Implementation of Data Link Layer Transmitter in PCI Express
• Implementation of Data Link Layer Receiver in PCI Express
• Implementation of Content Addressable Memory for ATM Applications
• Implementation of a Multi-Coder Processor for the WTLS with High Compression Ratio
• Implementation of a Multi-Channel UART Controller based on FIFO Technique and FPGA
• Implementation Huffman Coding For Bit Stream Compression In Mpeg – 2
• Implementation Five – Stage Pipelined RISC Processor for Parallel Processing
• High Definition Television (HDTV) Data Encoding and Decoding using Reed Solomon Code
• Hardware Algorithm for Variable Precision Multiplication on FPGA
• Fuzzy based PID Controller using VHDL/Verilog HDL/VERILOG for Transportation Application
• FPGA Implementation of USB Transceiver Macro-cell Interface with Usb2.0 Specifications
• FPGA Implementation of Low Power Parallel Multiplier
• FPGA Implementation of a Scalable Encryption Algorithm
• FPGA Based Power Efficient Channelizer for Software Defined Radio
• FPGA based Generation of High Frequency Carrier for Pulse Compression Using Cordic Algorithm
• Filter for Better Noise Performance
• Fault Secure Encoder and Decoder for Nano-memory Applications
• Enhancement Of Fault Injection Techniques Based On The Modification Of VHDL/Verilog HDL Code
• Emotion Recognition using Facial Expressions
• Deviation-Based LFSR Reseeding for Test-Data Compression
• Designing of Universal Sync / Async Receiver and Transmitter (USART)
• Designing of Risc Controller using Verilog HDL
• Designing of Programmable Timer Interface (PTI) using Verilog HDL
• Designing of Programmable Peripheral Interface (PPI) using Verilog HDL
• Designing of PC Printer Port / Serial Port using Verilog HDL
• Designing of I2C Master Core / SPI Master Core using Verilog HDL
• Designing Efficient Online Testable Reversible Adders with New Reversible Gate
• Design Of Reversible Finite Field Arithmetic Circuits with Error Detection
• Design of Reconfigurable Coprocessor for Communication Systems
• Design of MPLS Router and Optimization of MPLS Path Restoration Technique using VLSI
• Design of Industrial Robot
• Design of Industrial PLC
• Design of GPS-GSM Mobile Navigator
• Design Of Advanced Encryption Standard Using VHDL/Verilog HDL
• Design of a Simulator Tool for a Channel with Rayleigh Fading and AWGN Communication
• Design Exploration of a Spurious Power Suppression Technique (SPST) and its Applications
• Design and Synthesis of Programmable Logic Block with Mixed LUT and Macrogate
• Design and Simulation of Synchronization Unit for WCDMA Uplink Receiver
• Design and Implementation of Traffic Light Controller
• Design and Implementation of Mp4 Decoders On FPGA
• Design and Implementation of Elevator Controller
• Design and Implementation of Arithmetic Logic Unit using VHDL/Verilog HDL
• Custom Floating-Point Unit Generation for Embedded Systems
• Cost-Efficient SHA Hardware Accelerators
• Compliant Digital Baseband Transmitter on a Digital Signal Processor
• A Low-Power Low-Area Multiplier Based on Shift-and- Add Architecture
• Block-Based Multi-period Dynamic Memory Design for Low Data-Retention Power
• Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction In Scan-Based BIST
• Behavioral Synthesis of Asynchronous Circuits using Syntax Directed Translation as Backend
• Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication
• Area-Efficient Arithmetic Expression Evaluation using Deeply Pipelined Floating Point Cores Using VHDL/Verilog HDL
• An improved RC6 algorithm with the same structure of encryption and decryption

>An FPGA-Based Architecture for Real Time Image Feature Extraction
• An Area-Efficient Universal Cryptography Processor for Smart Cards
• VLSI Architecture for Visible Watermarking In A Secure Still Digital Camera (S2dc) Design
• VHDL/Verilog HDL Model of a IEEE1451.2 Smart Sensor: Characterization and Applications
• Verilog Implementation of UART Design with BIST Capability
• Symbol-Rate Timing Synchronization Method for Low Power Wireless OFDM Systems
• Robust UART Architecture based on Recursive Running Sum
• Novel Multiplexer Based Truncated Array Multiplier
• Low Power Test Pattern Generator using A Variable-Length Ring Counter
• High-Speed Architecture for Reed-Solomon Decoder
• Low-Power Multiplier with the Spurious Power Suppression Technique
• Lossless Data Compression and Decompression Algorithm and its Hardware Architecture
• Generalization of a Fast RNS Conversion for a New 4-Modulus Base
• Full-Adder-Based Methodology for the Design of Scaling Operation In Residue Number System
• Framework for Correction of Multi-Bit Soft Errors in L2 Caches based on Redundancy
• Fast VLSI Design of Sms4 Cipher Based On Twisted BDD SBox Architecture
• Fast Hardware Approach for Approximate, Efficient Logarithm and Anti-logarithm Computations
• Compact AES Encryption Core for FPGA
 

Attachments

  • Here is the list of FPGA based.rar
    14.1 KB · Views: 271

Alexium

Full Member level 2
Joined
Jan 6, 2011
Messages
148
Helped
39
Reputation
78
Reaction score
39
Trophy points
1,308
Location
Ukraine
Activity points
2,163
Wow.
Why would you like others to select for you the project YOU will have to make?..
I just don't get the point...
 

usmanzafar87

Newbie level 4
Joined
Sep 14, 2010
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,409
sir i m student and new to verilog and fpga..

i searched these projects from net .

i dont know what is going on in industry and which is small and large project.

u r the experts i just want to know u people suggession and help..

but unfortunately u people just know how laugh on others..

then whtas need to join edaboard why should u leave this group if u dont want to help.
shame on u alexium and brownout..
keep ur knowledge with u bye..
 

zel

Member level 5
Joined
Apr 5, 2007
Messages
88
Helped
13
Reputation
26
Reaction score
12
Trophy points
1,288
Location
Kuala Lumpur, Malaysia
Activity points
1,714
wow..it is a huge list..hm..
this one is quite easy--> • Implementation of Content Addressable Memory for ATM Applications
this one is really interesting --> • Design of GPS-GSM Mobile Navigator
this one is very useful--> • Designing of I2C Master Core / SPI Master Core using Verilog HDL
 

sandeep_mudumba

Junior Member level 2
Joined
Dec 17, 2010
Messages
20
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,388
If u are new to them then how u can manage the project. see select the project such that which u r intrested in. and see it depends on how u make the project understandable urself, if we select and u does what will be use...
see the each and every project abstract and its use u can understand by reading their abstracts & use so that then u only will be in a stage of selecting which is new and old one....
 

RJTI

Newbie level 5
Joined
Jul 11, 2009
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,332
Fuzzy based PID Controller using VHDL/Verilog HDL/VERILOG for Transportation Application

i suggest this one, because it's useful in the industry and i have an idea to improve it by changing PID controller to predictive and adaptive one.
first i think it's better to search the net about predictive control and you need some basic information about the indusrial control. after this you can choose to do it or not.
 

khizar88

Newbie level 3
Joined
Mar 28, 2011
Messages
3
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,294
hi.. bro i m also a final year student doing telecom.
can u sent me project details of fpga related from the above list..
and also fpga based power efficient channelizer for softwa. design radio,
design and implementation of mp4 decoder on fpga..
shall be verry thankfull to 2.....
waitiing for ur reply
or mail me on frndly_khizar@hotmail.com
 

niazmulla

Newbie level 2
Joined
Mar 29, 2012
Messages
2
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Hubli,Karnataka,India
Activity points
1,289
hey can you please tell me where this kind of projects are implemented,,. i ve to implement vhdl program for linear block codes.not getting anywhere!!!
 
  • Like
Reactions: sheme

    sheme

    Points: 2
    Helpful Answer Positive Rating

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,106
Helped
2,080
Reputation
4,179
Reaction score
2,045
Trophy points
1,393
Activity points
39,738
Normally on an FPGA. Altera and Xilinx are the big two vendors. You can download their software for free (a restricted version admittedly).
 

rameshrai

Full Member level 3
Joined
Aug 16, 2010
Messages
158
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Activity points
2,272
I have a **broken link removed**, you can also **broken link removed**
 

poad_87

Newbie level 2
Joined
Jul 21, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
basically Xilinx and Altera don't much different.it's just the procedure during burn the program into chip only...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top