Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FFT simulation in cadence

the8thhabit

Member level 1
Member level 1
Joined
Aug 19, 2024
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
327
Hello!
I am designing a noise shaping SAR ADC in CADENCE and I have a question in FFT simulation.
I used a 10-bit CDAC, OSR = 4, fs = 20MHz, sampling count = 2048.
Then the bandwidth is fs/2/OSR, so 2.5 MHz.
If I set k=31 in the equation k*fs/sample count, the fin (input frequency) would be 0.302MHz.
I ran the FFT simulation until 2048*50ns = 102.4us and then ran the FFT simulation.

In this case, I was wondering if it is correct to set the end frequency to 2.5MHz, which is the bandwidth, as shown in the photo below.

1739763910302.png
 
Hi @the8thhabit , your calculations seem right to me. I just have a few comments:
1. I hope when you mention fin = 0.302MHz you set it exactly to be 302734.4 Hz -> this will help avoiding spectral leakage and will result in more precise FFT.
2. I can recommend running your simulation for a bit longer than 102.4us to allow your circuit to settle (first few tens of points might be not be accurate due to the initial charging of the capacitors etc. at the startup) and take the last 102.4us from your simulation. This will help achieving better FFT results as well.
Hopefully, that helps.
 
Hi @the8thhabit , your calculations seem right to me. I just have a few comments:
1. I hope when you mention fin = 0.302MHz you set it exactly to be 302734.4 Hz -> this will help avoiding spectral leakage and will result in more precise FFT.
2. I can recommend running your simulation for a bit longer than 102.4us to allow your circuit to settle (first few tens of points might be not be accurate due to the initial charging of the capacitors etc. at the startup) and take the last 102.4us from your simulation. This will help achieving better FFT results as well.
Hopefully, that helps.
Your answer really helped me a lot.
I will try that again.
Thank you so much!
 
Hello!
I am designing a noise shaping SAR ADC in CADENCE and I have a question in FFT simulation.
I used a 10-bit CDAC, OSR = 4, fs = 20MHz, sampling count = 2048.
Then the bandwidth is fs/2/OSR, so 2.5 MHz.
If I set k=31 in the equation k*fs/sample count, the fin (input frequency) would be 0.302MHz.
I ran the FFT simulation until 2048*50ns = 102.4us and then ran the FFT simulation.

In this case, I was wondering if it is correct to set the end frequency to 2.5MHz, which is the bandwidth, as shown in the photo below.

View attachment 197365
Yes, setting the end frequency to 2.5 MHz (fs/2/OSR) is correct since that defines your signal bandwidth. Just make sure your windowing and FFT settings match your chosen parameters for accurate results.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top