Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Feedback DAC linearity specs for a CTDSM ADC

Status
Not open for further replies.

Ans5671

Newbie
Joined
Jan 7, 2021
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
27
Hello, I am designing a multi-bit feedback DAC for a CT-DSM ADC. I want to know what is the linearity specification requirement for SNDR ~ 90db of the CTDSM ADC. My understanding says that since the DAC errors fall in the STF path, its linearity should be ~ 90db. How can one obtain such high SNDR (= 14-bit ENOB) with a 4bit DAC?
 

sutapanaki

Advanced Member level 4
Joined
Nov 2, 2001
Messages
1,188
Helped
472
Reputation
942
Reaction score
425
Trophy points
1,363
Location
US
Activity points
9,831
In this case you want the levels of the 4 bit dac to be 90dB linear, which means that the error between the output level of the dac and its ideal value should not be more than an LSB at the 15 bit level.
 

Ans5671

Newbie
Joined
Jan 7, 2021
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
27
So, we check for the linearity of the DAC when it is in the feedback of the CTDSM or it could give 90dB linearity when tested as a standalone DAC?
I am confused as how can we get 90dB linearity from a 4bit DAC?
 

sutapanaki

Advanced Member level 4
Joined
Nov 2, 2001
Messages
1,188
Helped
472
Reputation
942
Reaction score
425
Trophy points
1,363
Location
US
Activity points
9,831
How about you run DNL/INL for the DAC and see if it is at the -90dB level or 15 bit dac?
 

Ans5671

Newbie
Joined
Jan 7, 2021
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
27
I have added a calibration circuit. With that, the INL has come close to 13 bits. I could put in the effort to reduce it further. Is that how we determine the linearity of the feedback DAC in CT-DSM and not the SFDR test with sinusoidal input?
 

sutapanaki

Advanced Member level 4
Joined
Nov 2, 2001
Messages
1,188
Helped
472
Reputation
942
Reaction score
425
Trophy points
1,363
Location
US
Activity points
9,831
That is one possible way. In the CTSD you also have noise shaping which removes noise from the signal bandwith and can revеаl tones from nonlinearity. If you test the dac stand alone with a sine input and without shaping the noise, then the tones are just buried in the quantization noise. That's why I suggested doing INL/DNL.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top