Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Features of Verilog those are not present in other HDL's

Thread starter madhusudhan_prabhu
Start date Apr 28, 2009

Status: Not open for further replies.

Apr 28, 2009

#1

M

madhusudhan_prabhu

Newbie level 4

I need information about features of Verilog those are not present in other HDL's ?

Status: Not open for further replies.

Similar threads

A
multiple packed dimensions are not allowed in this mode of verilog
- Started by aditik19
- Apr 26, 2023
- Replies: 17
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
A
Aliexpress FPGAs are reliable?
- Started by aminpix
- Dec 15, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
E
The reason of Verilog signed math calculation error
- Started by EDA_hg81
- Sep 17, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top