Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FASTSCAN and 2 clock domains

Status
Not open for further replies.

ultraunix

Junior Member level 1
Joined
Feb 18, 2002
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
60
HI all,
has any one experience in using FASTSCAN for scan pattern generation in a design where there are 2 (or more) clock domains.
I want to pulse syncronously the two clocks during shift; then pulse sequestially in the capture phase.
In this way it is possible to check also the connections between the different clock domains.

Does someone has experience in this?

Thanks.
 

alanray

Junior Member level 2
Joined
Jul 11, 2002
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
68
2 clock domain shift clock

use latch to pass differnet clock domain
 

GoodMan

Full Member level 2
Joined
Sep 30, 2002
Messages
125
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
646
This is a good paper! :wink:
 

ultraunix

Junior Member level 1
Joined
Feb 18, 2002
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
60
Hi Alanray, using 2 clocks input you increase the coverage because you check the connection between clock domains. Finaly I have set it up and it worked well! For me is better to avoid latches and user two o more clocks input during scan.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top