Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It's a logical path in you circuit and that path will not be exercised in your logic function. Or the path between two clock domains is also considered false path.
when our using DC,it usualy make timing cons and check by STA. In STA,the default logic path timing check is single cycle, in complex design we usual have multicycle path, asyn logic , in this design DC will not detect it by itself, so will need us to set it with DC command to make these logic path as Timing Exception
A Path from source signal to destination signal such that changes on the source signal will not propogate along the path to cause a change on the destination signal.
You can specify false paths (paths to ignore) in two different ways—by nets and elements or by timing paths. Identifying false paths allows PAR to concentrate on more critical paths when placing components and when using routing resources. There might be less runtime because PAR does not have to meet a specific timing requirement.
A question related with false path. How smart is the current generation of STA tools in figuring out false pathes, such as the longest path in carry-bypass adder which is a false path? I will imagine there are a lot of such pathes in fast adders/multipliers.
False Paths are the paths, from a source signal to a destination
signal such that changes on the source signal will not
propagate along the path to cause a change on the destination
signal.
one reason why we are specifying False paths to the constrain guide may be that it need not see that particular path so that it can synthesize the work fast.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.