Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

fall-rise uncertainty vs. simple

shaharkl

Newbie
Joined
May 4, 2021
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
25
Hi,

For synthesis I use 5% guard on the clock period (setting 95% of nominal period) and also 5% setup uncertainty to cover for clock waveform impurities (jitter etc.).
My design has some fall-rise timing paths which, for these, I feel this 5% uncertainty is a little overhead.
I am considering to relax the fall-rise uncertainty to 2.5%.
So I would like to ask you all for a second opinion.

Thanks
Shahar
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,232
Helped
2,117
Reputation
4,238
Reaction score
1,968
Trophy points
1,393
Location
USA
Activity points
57,987
If you have a 5% supply tolerance then you will
have more than 5% drive strength (hence timing)
variation.

If you are on the hook for MIL or full industrial
temp range then your timing span will be even
wider (leaving out P, V, even). I've seen 2X delay
going from -55C to +125C.

Process variation of 10% is entirely reasonable
and some elements of this can alter the relation
between rise and fall delays / edge rates.
 

danadakk

Advanced Member level 3
Joined
Mar 26, 2018
Messages
936
Helped
182
Reputation
367
Reaction score
194
Trophy points
43
Activity points
4,401
If you have a 5% supply tolerance then you will
have more than 5% drive strength (hence timing)
variation.

If you are on the hook for MIL or full industrial
temp range then your timing span will be even
wider (leaving out P, V, even). I've seen 2X delay
going from -55C to +125C.

Process variation of 10% is entirely reasonable
and some elements of this can alter the relation
between rise and fall delays / edge rates.

Dick my background was 70's manufacturing, and we would see 50% or more speed
variations on 20 - 50 u processes. I am curious what does 70 nm look like
in todays world ?

Regards, Dana.
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,139
Helped
379
Reputation
758
Reaction score
386
Trophy points
83
Activity points
10,846
I think we are discussing too entirely different things, variation and uncertainty are not connected. process variation is modelled by corners and OCV, it already is captured by STA. what the OP seems to be asking about is clock uncertainty, which is a function of the system. where is the clock source coming from? how good is the source?
 

shaharkl

Newbie
Joined
May 4, 2021
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
25
Thanks fellas, but you took it to the wrong direction.
I was really asking about fall-2-rise uncertainty vs. rise-2-rise uncertainty. I want to define the fall-2-rise uncertainty requirement to be half of the rise-2-rise uncertainty requirement.
By default the timing tool will use the same uncertainty requirement for full-cycle path and for half-cycle path. I think its over-constraint for half-cycle (fall-2-rise).
What do you think ?

Thanks
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top