Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Extracting Plots by DC seeping of DC current Load

Status
Not open for further replies.
G

Gulsher

Newbie
Joined
Sep 11, 2022
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
12
How to extract plot of Vdd vs Vout by sweeping DC load Current in Low dropout regulator?
 

crutschow said:
Is this a simulation or a real circuit?
Click to expand...
It is a real circuit. It contains error amplifier and load current ipulse or DC load current. I don't know how Sweep load current in DC analysis paramatric analysis. Basically it is a Low dropout regulator.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top