Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Is there any external clock generation scheme available in Xilinx ISE or in ModelSim or any sample vhdl code for providing synchronous clock for all pipelined stages in a combinational circuit? If so please help me.