Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
According your message, found there is a few options, may I know which option is to enable create “.Do” file ?
And, which other options need to be enable for correct and complete process?
- ADV – Generate use_via statements
- DFM
- HYB
- FST
- Protect Pre-Routes
- Minimize Pin Use
- Export Net Classes
- Export Polygons As Hatching Primitives
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.