Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Explicit and implicit way of VHDL coding style

Status
Not open for further replies.

rrk

Junior Member level 1
Joined
Mar 1, 2005
Messages
15
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,378
VHDL coding style

I am new to VHDL . I wanted to know what are the basic differences in implicit and explicit way of coding .And which one is preffered.Thanx.
 

Re: VHDL coding style

VHDL was designed to be a MULTIPURPOSE simulation language . But this days is used to do synthesis also .Is a language that has been revised and augmented in PRIMITIVES .
SO the coding style depends wheather you use it FOR SIMULATION or SYNTESIS .
Simulation is STRAIGHT FORWARD ..
Synthesis is a little TRICKY because for example the language has no CONCEPT of REGISTER .. so it has to be IMPLIED .! , Most SYNTHESIS tools now have more or less agreed how to do this ,.But this is SOMETHING that you need excersize .
The language is very rich and it takes some time to be able to deal with its different types ..but i love it!
 

    rrk

    Points: 2
    Helpful Answer Positive Rating
VHDL coding style

This is a suggestion

**broken link removed**

Remember a coding style is individual , so its allowed to only use some of it.

Btw : there is a thread going on about this on usenet

in : comp.lang.vhdl
Subj: VHDL Coding Style Guide

/Bingo
 

    rrk

    Points: 2
    Helpful Answer Positive Rating
VHDL coding style

Search Xilinx website, there is a good document about HDL code style.

also search the forum, you can find out many helpful posts. Try it :)
 

Re: VHDL coding style

Explicit state machines are a direct translation of the hardware: a concurrent assignments for the next-state equations and a clocked process for the flops to hold the state. Explicit state machines are more cumbersome to write, but they are simpler to synthesize and more commonly used.

Implicit state machines are built with processes that have multiple wait statements in a process. Implicit state machines are concise and readable.

Delay
 

VHDL coding style

If you do logic synthesis, you can find piles of documents on synthesis coding style from EDA vendors, and if you are interested in behavior coding style to write testbenches for simulation and verification, you can read books like "writing testbenches by Janick Bergeron" for further steps.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top