Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Exaple file needed (Advanced ASIC Chip Synthesis Using Synop

Status
Not open for further replies.

newmedia

Member level 2
Joined
Nov 24, 2008
Messages
53
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
USA
Activity points
1,693
Hello all,

Do you know where I can get the example files in Advanced ASIC Chip Synthesis Using Synopsys book? I have been searched it around, but I could not locate it.

If you have the example source codes and libraries, please let me know.

List of required files

tap_controller.v
tap_bypass.v
tap_instruction.v
tap_state.v

ex25_best.db
ex25_worst.db
ex25.sdb
 

rakko

Full Member level 4
Joined
Jun 1, 2001
Messages
233
Helped
10
Reputation
20
Reaction score
6
Trophy points
1,298
Location
mozambic
Activity points
2,065
Re: Exaple file needed (Advanced ASIC Chip Synthesis Using S

These are all Jtag blocks. You have two options: 1- Use synopsys boundry scan insertion commands to have synopsys automatically generate them for you or download them from open cores for the RTL. See link below:

https://opencores.org/project,openjtag-project

For the libraries, look into your synopsys installation directory. There are some sample libraries there. I know there is a generic 2.5u library there you can use.
 

    newmedia

    Points: 2
    Helpful Answer Positive Rating

newmedia

Member level 2
Joined
Nov 24, 2008
Messages
53
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
USA
Activity points
1,693
Re: Exaple file needed (Advanced ASIC Chip Synthesis Using S

Thank you so much.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top