Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ethernet terminations topology

Status
Not open for further replies.

buenos

Advanced Member level 3
Joined
Oct 24, 2005
Messages
960
Helped
40
Reputation
82
Reaction score
24
Trophy points
1,298
Location
Florida, USA
Activity points
9,116
hi

i saw so many different topologies for terminations between the ethernet controller (PHY) and the magnetics (or magjack). i wonder, why?

where to put the terminations for an ethernet magjack, and why?
for a controller they said it has to be close to the eth.controller, for another chip, they said it has to be close to the connector, some cases close to the signal source, other cases close to the signal load?
the signals are sometimes terminated to VDD, sometimes to ground, sometimes in Y-shape configuration with 2 resistors and a capacitor.
is there a general rule for them, or the eth.contr., or just the manufacturers advice a topology for their controllers and we have to copy it?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top