Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Estimating Frequency in PLL from estimated phase

Status
Not open for further replies.

chessmath2009

Newbie level 6
Joined
Jun 24, 2015
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
99
Hi
Assume I have a digital PLL that outputs phase estimate of the reference signal, however I am wondering can I estimate the frequency of reference signal according to the given phase estimate? I know frequency is derivative of phase respect to time but dont we need a operating or center frequency of VCO(NCO). Can anyone guide me to find an algorithm to estimate the reference frequency ?:
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
17,815
Helped
4,007
Reputation
8,012
Reaction score
3,902
Trophy points
113
Activity points
117,840
Hi,

F_out = f_in * n(m) * n(d)
Where n(m) is the integer multiplying factor and n(d) is the integer divider

The other way round: F_in = f_out * n(d) / n(m)

It is a fixed relationship given by n(m) and n(d)

Klaus
 

chessmath2009

Newbie level 6
Joined
Jun 24, 2015
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
99
I am sorry can you elaborate about this things?
I do not have any divider by N in my PLL and I would like to estimate the frequency of the signal based on estimated phase. I have only phase detector, loop filter and VCO (NCO).
 

Warpspeed

Advanced Member level 5
Joined
May 23, 2015
Messages
2,213
Helped
753
Reputation
1,508
Reaction score
731
Trophy points
113
Location
Melbourne, Australia
Activity points
17,766
If the two frequencies are far apart, phase information will be changing so fast, it may be unable to find lock.
The reason being it tries to pull the frequency one way over half a cycle, then in the opposite direction during the following half cycle.

The solution is a combined phase/frequency detector.
Here is a good read on phase detectors, scroll down to page 18 for phase/frequency detector.

http://www.artechhouse.com/uploads/public/documents/chapters/goldman_154_ch05.pdf
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
17,815
Helped
4,007
Reputation
8,012
Reaction score
3,902
Trophy points
113
Activity points
117,840
Hi,

If you don't have a divider, the the output frequency will be the same as the input frequency.

...
But the output of the loop filter is the input to the VCO. So yes, the voltage relates to the output frequency.
But it may have a lot of errors: offset, gain, unlinearity...

Maybe you could show us your circuit, so we can detailed talk about it.

Klaus
 

zorro

Advanced Member level 4
Joined
Sep 6, 2001
Messages
1,131
Helped
356
Reputation
710
Reaction score
298
Trophy points
1,363
Location
Argentina
Activity points
8,902
Hi,

The voltage at the input of the VCO (or the number at the input of the NCO), i.e. the value at the output of the filter loop, gives the indication of the frequency at which the oscilator is running.
If the PLL is locked, that is the frequency of the signal.

Z
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top