Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ESD protection for VCC

Status
Not open for further replies.

TomS2000

Newbie level 4
Joined
Apr 2, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
Hi,

I have VCC used in different connectors. If I want to add ESD protection can I just add one near voltage regulator or should I add each one near the connectors? Thanks a lot!

Tom
 

Optimal placement of ESD suppressors begins at the location of ESD penetration into the system. This tactic reduces the ESD voltage and current initially experienced by the circuit and attenuates the ESD pulse that propagates past the ESD suppressor. Design as much practical space as possible between the ESD suppressor and the protected chip.

Placing an ESD suppressor too far away from the line it's protecting can reduce its effectiveness. The board trace inductance can cause an additional amount of voltage, or "overshoot," on the chip. To avoid this, install the ESD suppressor as close to the protected line as possible. The bottom line is that selecting an ESD "solution" is no longer as simple as choosing a suppressor that's rated for the operating voltage of the circuit. An effective solution now takes into account the layout of the circuit board, as well as the nonsuppression electrical characteristics of the ESD suppression devices. Before delving further into the specifics of ESD protection, it's helpful to review some fundamentals.

**broken link removed**

https://www.youtube.com/watch?v=sSPH2Ag6mHQ
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top