Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Error when writing SDF file in Astro

Status
Not open for further replies.

eruisi

Member level 4
Joined
Jan 3, 2006
Messages
71
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
CA
Activity points
1,817
tlu plus

Error outputs:

CG: loading common design graph ...
INFO: using TLU capacitance model
ERROR : no TLU cap table exists in the library
Error in creating TLU models
CG: Release 0 cache blocks
ERROR : Fail to get delay/trans thresholds
writeSDF failed
Fail to execute command

BTW: I didn't perform CTS for the same reason.

Anyone can help me? I really appreciate it.
 

Seems that I need to genearet TLU tables. How to do that?
I only have layout lib for standard cells and technology files
 

Astro support TLU and TLU plus module for parastic estimation. which are chose in Timing Setup Sheet.

usually, the TLU model exist in the Technology File, with the format of capacitance lookup table.

while the TLUplus model is generate form the .nxgrd format, which is for RCXtract stage. and you have to check the RCXtraction Reference manual for TLU plus model generation.

hope it could be of help
 

    eruisi

    Points: 2
    Helpful Answer Positive Rating
I generate TLU module based on your help. Thanks a lot!

But problem still exists when trying SDF Out:

LEQ: updating cell master classes ...
LEQ: Reading footprint equivalent classes.
CG: Extracting pin LEQ.
LEQ: completed. (runtime = 0 sec)
CG: Default voltage area DEFAULT_VA created
ERROR : No clock definition. Please add clock or virtual clock definition.
VR: Virtual Routing Completed
ERROR : Fail to get delay/trans thresholds
writeSDF failed
Fail to execute command


I tried to specify Clock Net in "Clock Common Options" dialog but the above problem couldn't be solved.

Anyone can help me futher?
Thanks a lot!

Added after 3 hours 56 minutes:

I solve this problem by myself:
first generate SDC file after synthesis (write_sdc in dc-compiler)
then load SDC file after placement in Astro, specifiy clock net name
you can run CTS now.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top